



INFORMATION DISCLOSURE CITATION

PTO-1449

Complete if Known

Application No.	10/699,709
Filing Date	November 3, 2003
First Named Inventor	Nicholas D. Signore
Group Art Unit	Unknown 2825
Atty. Docket No.	SUN-P9728-MEG

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
TT	6,629,301	Sep. 30, 2003	Sutherland et al.	716	8	Sep. 15, 2000

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No
						<input type="checkbox"/>	<input type="checkbox"/>
						<input type="checkbox"/>	<input type="checkbox"/>
						<input type="checkbox"/>	<input type="checkbox"/>

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

TT	Sutherland et al., Logical Effort Designing Fast CMOS Circuits, 1999

EXAMINER

Wynne W

DATE CONSIDERED

3/30/2006

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.